DWS/chrony
1
0
Fork 0
mirror of https://gitlab.com/chrony/chrony.git synced 2025-12-03 16:35:06 -05:00
Code Issues Packages Projects Releases Wiki Activity

sourcestats: add fixed asymmetry

Browse Source 
Rework the code to allow the jitter asymmetry to be specified.
This commit is contained in:
Miroslav Lichvar
2017-08-22 16:26:40 +02:00
parent d0964ffa83
commit b06d74ab73
7 changed files with 59 additions and 32 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
refclock.c
View File

@@ -260,7 +260,7 @@ RCL_AddRefclock(RefclockParameters *params)
filter_init(&inst->filter, params->filter_length, params->max_dispersion);
inst->source = SRC_CreateNewInstance(inst->ref_id, SRC_REFCLOCK, params->sel_options, NULL,
params->min_samples, params->max_samples, 0.0);
params->min_samples, params->max_samples, 0.0, 0.0);
DEBUG_LOG("refclock %s refid=%s poll=%d dpoll=%d filter=%d",
params->driver_name, UTI_RefidToString(inst->ref_id),