Files
chrony/test/unit
Miroslav Lichvar 6dad2c24bf hwclock: drop all samples on reset
On some HW it seems it's possible to get an occasional bad reading of
the PHC (with normal delay), or in a worse case the clock can step due
to a HW/driver bug, which triggers reset of the HW clock instance. To
avoid having a bad estimate of the frequency when the next (good) sample
is accumulated, drop also the last sample which triggered the reset.
2017-08-23 15:01:30 +02:00
..
2017-08-23 15:01:30 +02:00
2017-08-09 10:41:30 +02:00
2017-01-12 16:34:28 +01:00
2017-06-27 15:29:01 +02:00
2017-08-23 14:33:23 +02:00
2016-02-16 13:43:07 +01:00